Serial Number: 10/045,591 Filing Date: October 24, 2001

Title: Instructions for Test & Set with Selectively Enabled Cache Invalidate

Page 2 Dkt: 1376.687US1

IN THE CLAIMS

Please amend the claims as follows.

1. (Currently Amended) A method of maintaining a cache memory in a computer system having a first processor, a first memory, and at least a first cache between the first processor and the first memory, the method comprising:

performing a first memory access to the first memory by the first processor; storing a first cache line from the first memory into the first cache; performing an instruction that enables a cache-invalidate function to be performed by the first processor upon execution of a resource-synchronization instruction;

performing, within the first processor, a resource-synchronization instruction that operates on a <u>first</u> memory location in the first memory, wherein performing the resource synchronization instruction includes modifying the <u>first</u> memory location in the first memory and invalidating at least the first cache line in the first cache during execution of the resource synchronization instruction on the <u>first</u> memory location in the first memory;

performing a second memory access to the first memory by the first processor; storing a second cache line from the first memory into the first cache; performing an instruction that disables the cache-invalidate function from being performed by the first processor upon execution of the resource-synchronization instruction;

performing the resource-synchronization instruction on a <u>second</u> memory location in the first memory, wherein performing the resource synchronization instruction includes modifying the <u>second</u> memory location in the first memory without invalidating the second cache line in the first cache.

2. (Currently Amended) The method of claim 1, wherein the computer system further includes a second processor and at least a second cache between the second processor and the first memory, the method further comprising:

performing a third memory access to the first memory by the second processor; storing a third cache line from the first memory into the second cache;

Instructions for Test & Set with Selectively Enabled Cache Invalidate

performing the instruction that enables the cache-invalidate function to be performed by the second processor upon execution of the resource-synchronization instruction;

performing, within the second processor, a resource-synchronization instruction that operates on a third memory location in the first memory, wherein performing the resource synchronization instruction includes modifying the third memory location in the first memory and invalidating at least the third cache line in the second cache during execution of the resource synchronization instruction on the third memory location in the first memory, and wherein no data in the first cache is invalidated;

performing a fourth memory access to the first memory by the second processor; storing a fourth cache line from the first memory into the second cache; performing the instruction that disables the cache-invalidate function from being performed by the second processor upon execution of the resource-synchronization instruction;

performing, within the second processor, a resource-synchronization instruction that operates on a fourth memory location in the first memory, wherein performing the resource synchronization instruction includes modifying the fourth memory location in the first memory, wherein at least the fourth cache line is not invalidated in the second cache.

- 3. (Original) The method of claim 2, wherein the resource-synchronization instruction is a testand-set instruction.
- 4. (Original) The method of claim 3, wherein the instruction that enables the cache-invalidate function is an enable-test-and-set-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-test-and-set-invalidate instruction.
- 5. (Original) The method of claim 1, wherein the resource-synchronization instruction is a testand-set instruction.
- 6. (Original) The method of claim 5, wherein the instruction that enables the cache-invalidate function is an enable-test-and-set-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-test-and-set-invalidate instruction.

7. (Currently Amended) The method of claim 1, wherein invalidating at least the first cache line in the first cache during execution of the resource synchronization instruction on the <u>first</u> memory location in the first memory includes invalidating the entire first cache.

8-11. (Cancelled)

- 12. (Currently Amended) An information-processing system comprising:
 - a first processor;
 - a first memory;
- at least a first cache between the first processor and the first memory, wherein the first cache caches data accessed by the first processor from the first memory, wherein the first processor executes:
 - a resource-synchronization instruction that operates on a main memory location while performing a cache-invalidate function on one or more cache lines in a local the <u>first</u> cache;

an instruction that enables the cache-invalidate function to be performed <u>on one or</u> <u>more cache lines of the first cache</u> upon execution of the resource-synchronization instruction; and

an instruction that disables the cache-invalidate function from being performed on one or more cache lines of the first cache upon execution of the resource-synchronization instruction.

- 13. (Original) The system of claim 12, wherein the resource-synchronization instruction is a test-and-set instruction.
- 14. (Original) The system of claim 13, wherein the instruction that enables the cache-invalidate function is an enable-test-and-set-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-test-and-set-invalidate instruction.

Page 5 Dkt: 1376.687US1

Serial Number: 10/045,591 Filing Date: October 24, 2001

Title: Instructions for Test & Set with Selectively Enabled Cache Invalidate

15. (Original) The system of claim 12, wherein the instruction that enables the cache-invalidate function is an enable-resource-synchronization-instruction-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-resource-synchronization-instruction-invalidate instruction.

- 16. (Original) The system of claim 12, further comprising:
 - a second processor; and

at least a second cache between the second processor and the first memory, wherein the second cache caches data accessed by the second processor from the first memory, wherein the second processor executes:

the resource-synchronization instruction;

the instruction that enables a cache-invalidate function to be performed upon execution of the resource-synchronization instruction; and the instruction that disables the cache-invalidate function from being performed upon execution of the resource-synchronization instruction.

- 17. (Original) The system of claim 16, wherein the resource-synchronization instruction is a test-and-set instruction.
- 18. (Original) The system of claim 17, wherein the instruction that enables the cache-invalidate function is an enable-test-and-set-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-test-and-set-invalidate instruction.
- 19. (Original) The system of claim 16, wherein the instruction that enables the cache-invalidate function is an enable-resource-synchronization-instruction-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-resource-synchronization-instruction-invalidate instruction.
- 20. (Original) The system of claim 12, wherein the cache-invalidate function invalidates the entire first cache.

Instructions for Test & Set with Selectively Enabled Cache Invalidate

21. (Previously Presented) An information-handling system comprising:

a memory;

a plurality of processing elements (PEs) including a first processing element (PE), wherein each one of the PEs has a cache associated with that PE, including a first cache associated with the first PE, and wherein each one of the PEs is operatively coupled to the memory; and

means for enabling and disabling a cache-invalidate function from being performed by each respective PE on its respective cache upon execution of a resource-synchronization instruction by that respective PE, wherein the resource synchronization instruction operates on a memory location within the memory.

- 22. (Original) The system of claim 21, wherein the resource-synchronization instruction is a test-and-set instruction, and wherein the instruction that enables the cache-invalidate function is an enable-test-and-set-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-test-and-set-invalidate instruction.
- A computer having a computer instruction set, the computer 23. (Previously Presented) instruction set comprising:

a resource-synchronization instruction that operates on a main memory location while performing a cache-invalidate function on one or more cache lines in a local cache;

an instruction that enables the cache-invalidate function to be performed upon execution of the resource-synchronization instruction; and

an instruction that disables the cache-invalidate function from being performed upon execution of the resource-synchronization instruction.

24. (Previously Presented) The computer of claim 23, wherein the resource-synchronization instruction is a test-and-set instruction.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 – EXPEDITED PROCEDURE

Serial Number: 10/045,591

Filing Date: October 24, 2001
Title: Instructions for Test & Set with Selectively Enabled Cache Invalidate

Page 7 Dkt: 1376.687US1

25. (Previously Presented) The computer of claim 24, wherein the instruction that enables the cache-invalidate function is an enable-test-and-set-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-test-and-set-invalidate instruction.

26. (Previously Presented) The computer instruction set of claim 23, wherein the instruction that enables the cache-invalidate function is an enable-resource-synchronization-instruction-invalidate instruction, and the instruction that disables the cache-invalidate function is an disable-resource-synchronization-instruction-invalidate instruction.